Tech Spot is your source of learning related to Digital Electronics concepts, Verilog, System Verilog, UVM, and RISC-V processors.
This channel will cover all the basics and advanced concepts of Digital Electronics.
The basics of Verilog and hardware design will be covered in this channel.
The basics and advanced concepts of System Verilog will be covered in this channel.
The basics and advanced concepts of UVM (Universal Verification Methodology) will be covered in this channel.

Subscribe to the channel now for high-quality videos focused on different areas of VLSI domain
such as :
1)Digital Electronics
2)Verilog
3)System Verilog
4)UVM
5)Constraint of System Verilog
6)Assertion of System Verilog
7)RISC-V processor

RTL Design Implementation of Half Subtractor by using Verilog |System Verilog half subtractor
5:36
RTL Design Implementation of Half Subtractor by using Verilog |System Verilog half subtractor
RTL Design of Full Adder Implementation in Verilog | Full Adder using two half adder Verilog Code
11:22
RTL Design of Full Adder Implementation in Verilog | Full Adder using two half adder Verilog Code
RTL Design Implementation of Half Adder by using Verilog| Verilog Half Adder tutorial |HarishGoupale
2:58
RTL Design Implementation of Half Adder by using Verilog| Verilog Half Adder tutorial |HarishGoupale
Implementation of Positive and Negative Edge Triggered D Flip-Flop by using 2:1 Multiplexer |Harish
10:22
Implementation of Positive and Negative Edge Triggered D Flip-Flop by using 2:1 Multiplexer |Harish
Positive and Negative Level sensitive D Latch by using 2:1 Multiplexer | Digital electronics |Harish
4:30
Positive and Negative Level sensitive D Latch by using 2:1 Multiplexer | Digital electronics |Harish
Positive Edge Triggered D flip flop Tutorial| Negative Edge Triggered D flip flop | Techspot|Harish
6:45
Positive Edge Triggered D flip flop Tutorial| Negative Edge Triggered D flip flop | Techspot|Harish
Positive Level Sensitive D Latch Basics| Negative Level Sensitive D Latch Functionality|harishGoupal
4:52
Positive Level Sensitive D Latch Basics| Negative Level Sensitive D Latch Functionality|harishGoupal
Verilog code for 4:1 MUX|4:1 Multiplexer Functionality & RTL Design in Verilog & SystemVerilog|haris
7:43
Verilog code for 4:1 MUX|4:1 Multiplexer Functionality & RTL Design in Verilog & SystemVerilog|haris
Selection statement of Verilog Tutorial|if-else and case statement of System Verilog|tech spot|haris
10:37
Selection statement of Verilog Tutorial|if-else and case statement of System Verilog|tech spot|haris
Verilog code for 2:1 MUX|2:1 Multiplexer Functionality & RTL Design in Verilog & SystemVerilog|haris
11:56
Verilog code for 2:1 MUX|2:1 Multiplexer Functionality & RTL Design in Verilog & SystemVerilog|haris
System Verilog Reduction Operators and Shift Operators in English |Verilog | techspot|Harishgoupale
9:55
System Verilog Reduction Operators and Shift Operators in English |Verilog | techspot|Harishgoupale
System Verilog Relational operators and Bitwise operators in Hindi | System Verilog Coding|techspot
12:36
System Verilog Relational operators and Bitwise operators in Hindi | System Verilog Coding|techspot
System Verilog operators| Arithmetic and Logical operators in Hindi| Tech Spot|Verilog|HarishGoupale
9:34
System Verilog operators| Arithmetic and Logical operators in Hindi| Tech Spot|Verilog|HarishGoupale
Verilog Operators Tutorial|Implementation of Verilog operators in RTL design|Tech Spot|harishgoupale
30:07
Verilog Operators Tutorial|Implementation of Verilog operators in RTL design|Tech Spot|harishgoupale
Systemverilog data types in English| Verilog data types|Systemverilog part3|tech spot|harish_goupale
10:32
Systemverilog data types in English| Verilog data types|Systemverilog part3|tech spot|harish_goupale
Verilog initial block|Verilog always block|System Verilog initial and always block|code execution.
14:05
Verilog initial block|Verilog always block|System Verilog initial and always block|code execution.
Verilog module implementation | System Verilog Module implementation| use of EDA | use of Vivado
17:55
Verilog module implementation | System Verilog Module implementation| use of EDA | use of Vivado
Combinational and sequential circuit | Combinational & Sequental Procedural Block of Verlog and SV
7:37
Combinational and sequential circuit | Combinational & Sequental Procedural Block of Verlog and SV
4:1Mux using 2:1Mux | 8:1MUX using 2:1Mux | 16:1Mux using 4:1Mux | 10:1Mux using 4:1Mux |Tech Spot |
18:30
4:1Mux using 2:1Mux | 8:1MUX using 2:1Mux | 16:1Mux using 4:1Mux | 10:1Mux using 4:1Mux |Tech Spot |
Logic Gates using Half Adder | How to implement all the Logic gates by using Half Adder | Tech Spot
14:12
Logic Gates using Half Adder | How to implement all the Logic gates by using Half Adder | Tech Spot
The 1:2 Demultiplexer Trick That Changed My Approach to Logic Gates Forever|tech spot|Harish Goupale
17:38
The 1:2 Demultiplexer Trick That Changed My Approach to Logic Gates Forever|tech spot|Harish Goupale
Logic design using multiplexer | How to implement all the logic gates by using 2:1 multiplexer?
10:01
Logic design using multiplexer | How to implement all the logic gates by using 2:1 multiplexer?
Final Year Project | Automated Inspection system for AVR Trainer Board. Short Video
0:21
Final Year Project | Automated Inspection system for AVR Trainer Board. Short Video
LabVIEW Tutorial | String Subset, Replace substring..etc...| Basics of LabVIEW Programming | Tec.
15:42
LabVIEW Tutorial | String Subset, Replace substring..etc...| Basics of LabVIEW Programming | Tec.
Concatenate String in LabVIEW | LabVIEW Tutorial | Technology and Automation
7:42
Concatenate String in LabVIEW | LabVIEW Tutorial | Technology and Automation
Cluster in the LabVIEW | Basics of LabVIEW Programming | Technology and Automation
11:59
Cluster in the LabVIEW | Basics of LabVIEW Programming | Technology and Automation
LabVIEW Tutorial | Functions of Array tools | part 4| Techlabinfo (Industrial information)
14:26
LabVIEW Tutorial | Functions of Array tools | part 4| Techlabinfo (Industrial information)
LabVIEW Tutorial | Functions of Array | Part3 | Basics of LabVIEW Programming
9:51
LabVIEW Tutorial | Functions of Array | Part3 | Basics of LabVIEW Programming
LabVIEW Tutorial | Functions of Array tools in LabVIEW | Basics of LabVIEW Programming | Technology
12:45
LabVIEW Tutorial | Functions of Array tools in LabVIEW | Basics of LabVIEW Programming | Technology
LabVIEW Tutorial | Basics of Array in LabVIEW Programming | Part 1| Technology of LabVIEW and Automa
10:02
LabVIEW Tutorial | Basics of Array in LabVIEW Programming | Part 1| Technology of LabVIEW and Automa